

Final Term Exam (Spring 2016) Date: Saturday (28/5/2016) Subject: Electronic Circuits (B) Duration: 4 hours No. of questions : 5

Answer all the following questions

Significant equations sheet is attached.

Total Mark: 90 Marks

Model Answer

Question (1) (15 Marks)

Choose the correct answer:

1- With zero volts on both inputs, an op-amp ideally should have an output equal to (a) the positive supply voltage (b) the negative supply voltage (c) zero (d) the CMRR 2- The frequency at which the open-loop gain is equal to 1 is called (a) the upper critical frequency (b) the cutoff frequency (c) the notch frequency (d) the unity-gain frequency 3- All isolation amplifiers use transformer coupling. (a) True (b) False 4- Instrumentation amplifiers are used primarily in (a) high-noise environments (b) medical equipment (c) test instruments (d) filter circuits 5- An OTA is basically a (a) voltage-to-current amplifier (b) current-to-voltage amplifier (c) current-to-current amplifier (d) voltage-to-voltage amplifier 6- The number of poles in a filter affect the (a) voltage gain (b) bandwidth (c) center frequency (d) roll-off rate 7- Sallen-Key low-pass filters are (a) single-pole filters (b) second-order filters (c) Butterworth filters (d) band-pass filters 8- The main purpose of current limiting in a regulator is (a) protection of the regulator from excessive current (b) protection of the load from excessive current (c) to keep the power supply transformer from burning up (d) to maintain a constant output voltage 9- Linear and switching are two main categories of voltage regulators. (a) True (b) False 10- The lock range in the PLL is….. the capture range. (a) Equals to (b) greater than (c) smaller than

Question (2) (25 Marks)

- 1- For the circuit shown in **Fig.1**,
	- a. Calculate the following:
		- i. The single ended output voltage V_0 for the circuit.
		- ii. The common-mode gain for the amplifier circuit.
	- b. Constant current source is usually used with this circuit, draw such circuit and state why?

Answer:

a.

Solution: The dc bias calculations provide

$$
I_E = \frac{V_{EE} - 0.7 \text{ V}}{R_E} = \frac{9 \text{ V} - 0.7 \text{ V}}{43 \text{ k}\Omega} = 193 \mu\text{A}
$$

The collector dc current is then

$$
I_C = \frac{I_E}{2} = 96.5 \,\mu\text{A}
$$

so that

$$
V_C = V_{CC} - I_C R_C = 9 \text{ V} - (96.5 \,\mu\text{A})(47 \,\text{k}\Omega) = 4.5 \text{ V}
$$

The value of r_e is then

$$
r_e = \frac{26}{0.0965} \approx 269 \,\Omega
$$

The ac voltage gain magnitude can be calculated using Eq. (10.31):

$$
A_v = \frac{R_C}{2r_e} = \frac{(47 \text{ k}\Omega)}{2(269 \text{ }\Omega)} = 87.4
$$

providing an output ac voltage of magnitude

$$
V_o = A_v V_i = (87.4)(2 \text{ mV}) = 174.8 \text{ mV} = 0.175 \text{ V}
$$

$$
A_c = \frac{V_o}{V_i} = \frac{\beta R_C}{r_i + 2(\beta + 1)R_E} = \frac{75(47 \text{ k}\Omega)}{20 \text{ k}\Omega + 2(76)(43 \text{ k}\Omega)} = 0.54
$$

b.

- A good differential amplifier has a very large difference gain A_d, which is much larger than the common-mode gain A_c.
- The common-mode rejection ability of the circuit can be considerably \blacksquare improved by making the common-mode gain as small as possible (ideally, 0)
- The larger R_E , the smaller is A_c .
- One popular method for increasing the ac value of R_E is using a constant-٠. current source circuit.

2- Sketch the block diagram of the feedback amplifier and list the advantages of negative feedback. Answer:

The advantages are:

- i. Higher input impedance.
- ii. Better stabilized voltage gain.
- iii. Improved frequency response.
- iv. Lower output impedance.
- 3- Prove that the closed loop gain in the non-inverting Op-amp circuit is

$$
A_{CL} = 1 + \frac{R_f}{R_i}.
$$

Answer:

$$
V_f = \left(\frac{R_i}{R_i + R_f}\right) V_{out}
$$
\n
$$
V_{out} = A_{od}(V_{in} - V_f)
$$
\n
$$
B = \frac{R_i}{R_i + R_f}
$$
\n
$$
V_{out} = A_{od}(V_{in} - BV_{out})
$$
\n
$$
V_{out} = A_{od}(V_{in} - BV_{out})
$$
\n
$$
V_{out} = A_{od}(V_{in} - BV_{out})
$$
\n
$$
V_{out} = A_{od}V_{in} - A_{od}BV_{out}
$$
\n
$$
V_{out} = A_{od}V_{in} - A_{od}BV_{out}
$$
\n
$$
V_{out} + A_{od}BV_{out} = A_{od}V_{in}
$$
\n
$$
V_{out} = A_{od}V_{in}
$$
\n
$$
V_{out} = A_{od}V_{in}
$$
\n
$$
A_{cd}(NI) = 1 + \frac{R_f}{R_i}
$$
\n
$$
A_{cd}(NI) = 1 + \frac{R_f}{R_i}
$$

4- Show how you can compensate for bias current and input offset voltage in Op-amp circuits. Answer:

Input offset voltage compensation for a 741 op-amp.

5- For the circuit shown in **Fig.2**, show how can you use it to generate a staircase waveform. What's the step voltage assuming R=2KΩ, R3= $6KΩ$, C= 10 uF.

Answer:

Use the following circuit to generate a staircase:

The step voltage = $(2/RC)*V_{in} t = (2/6K*10u)*V_{in} t = 33.3 V_{in} t$

Question (3) (20 Marks)

1- Give three different classifications of filters.

Answer:

Different classifications of filters include:

- 1) LPF, HPF, BPF and BSF
- 2) $1st order (1-pole), 2nd order (2-pole), 3rd order (3-pole), ..., nth order (n-pole)$
- 3) Butterworth, Chebychev and Bessel.
- 4) Active & Passive

2- Design a 3rd order Butterworth BPF with center frequency of 98 KHz and a quality factor of 15 and a gain of 20dB.

Answer:

The band pass filter consists of cascading LPF with HPF. For a 3^{rd} order BPF, we need 3^{rd} order LPF and 3^{rd} order HPF. The LPF is:

The HPF is:

For Butterworth filter, from attached table $R3/R4=1&R6/R7=1$ Use equal resistors R6=R7=R3=R4=1K ohm

The BPF response is as shown

fo=98K,Q=15 therefore \rightarrow BW=fo/Q=98K/15= 6.5K

The LPF cutoff frequency = $fc2=fo + (BW/2) = 98+3.25=101.25$ KHz Using C1=C2=C3=C=1 uF , the resistors in the LPF can be calculated from $f=1/2*pi*R*C$

The HPF cutoff frequency = fc1=fo - (BW/2)= 98-3.25=95.25 KHz Using C1=C2=C3=C=1 uF, the resistors in the HPF can be calculated from $f=1/2*pi*R*C$

For gain of 30dB which equals 31.6 in ratio, we can add a non inverting amplifier with resistors as

Page 5/4

$Rf/Ri= 32.6$, using $Ri=1K$ so $Rf= 32.6K$

3- Construct a function generator circuit that provides square and triangular waveforms with 35 KHz frequency. Determine the amplitude of each waveform.

Answer:

Many designs can be used using op-amp circuits or 555 timers, one design is using two op-amps

The amplitude and frequency can be calculate using

$$
f_r = \frac{1}{4R_1C} \left(\frac{R_2}{R_3}\right)
$$

Then using the frequency =35K and for example $C = 10$ uF, $R2=R3=1K$ we can choose suitable values for the other resistor R1 from the above equation.

The amplitude for the square equals the supply voltage for example 9V and the amplitude eof the triangle is calculated from

$$
V_{\text{UTP}} = +V_{\text{max}} \left(\frac{R_3}{R_2} \right)
$$

$$
V_{\text{LTP}} = -V_{\text{max}} \left(\frac{R_3}{R_2} \right)
$$

Choosing R3=R2 sets the triangle amplitude equals the supply voltage for example 9V.

4- Sketch the internal construction of the PLL and show how you can use it as a frequency synthesis.

Answer:

The internal construction of the PLL is

Question (4) (20 Marks)

1- Discuss the regulation action in the shunt voltage regulator.

Answer:

- Sequence of responses when V_{OUT} tries to decrease as a result of a decrease in R_L or V_{IN} (opposite responses for an attempted increase)

2- Design a circuit to produce:

$$
v_o = \frac{v_{i1} + v_{i2} + v_{i3}}{3} - 0.025 \ln 0.5 v_{i4} + 10^3 \int v_{i5} dt
$$

Answer:

Many designs are available

We use a summer amplifier to add the terms together as follows,

The first term is average amplifier with three inputs and the second is logarithmic amplifier and the third is non inverting integrator or an inverting integrator followed by an inverting amplifier

We select suitable components R and C dpending on each term value.

The individual circuits are

 $V_{\text{OUT}} = -(V_{\text{IN1}} + V_{\text{IN2}} + V_{\text{IN3}} + \cdots + V_{\text{INn}})$

Summer

 $\frac{R_f}{R} = \frac{1}{n}$ And averaging amplifier is the same but with

Integrator \rightarrow

Log-Amp

3- Using the characteristics of a simple PTC (Positive Temperature Coefficient) Temperature Sensor (T.S.) shown in **Fig.3**, design the interface circuits shown in **Fig.4**:

Answer: From Fig.3, at T=25,50 \rightarrow the sensor resistance is R=1k, 1.2K respectively.

Many designs are available but the main idea is as follows

Circuit#1 is shmitt trigger, a comparator with hystresis

Put the sensor (thermistor) with Resistor as voltage divider branch then take the common as the input to this sircuit as shown

Use V=12V, R2 pot =10K, R3=R4=R5=1K choose suitable R7,R8 depending on the hystresis as $V_{\text{LTP}} = \frac{R_8}{R_7 + R_8}(-V)$ $V_{\text{UTP}} = \frac{R_8}{R_7 + R_8}(-V)$

Circuit#2 is 3-bit ADC

Use Vref=12V and R=1K

Question (5) (10 Marks)

1- List the three ways used to implement a VHDL code.

Answer:

The three ways are:

- a) Data flow
- b) Combinational
- c) Structure way
- 2- Write a VHDL code to implement only one of the following:
- (a) 4-bit register.
- (b) Dual 4-bit ALU connected to a MUX.

Answer:

The student can choose any system of the above. For example the 4-bit register and implement it as follows

Good Luck, Dr. Ahmad El-Banna

Formula equations

***Operational Amplifiers:**
$$
I_E = (v_E - (-v_{EE}))/R_E
$$
, $I_c = \frac{I_E}{2r}$, $V_c = V_{cc} - (\frac{I_E}{2})R_c$, $I_b = \frac{V_E}{2r_c}$,
\n $I_c = \frac{V_E}{2r_c}$, single ended: $A_y = \frac{R_c}{2r_c}$, double ended: $A_d = \frac{V_a}{V_d} = \frac{R_c}{r_c}$, common mode: $A_c = \frac{R_c}{[r_f+2(\beta+1)R_E]}$.
\n $V_d = V_i - V_i$, $CMRR = \frac{A_{ad}}{A_{cm}}$, $CMRR = 20 \log(\frac{A_{cd}}{A_{cm}})$, $I_{HMS} = \frac{I_1 + I_2}{2}$, $I_{OS} = |I_1 - I_2|$,
\n $V_{OS} = I_{OS}R_{in}$, $V_{OUT(cren)} = A_rI_{OS}R_{in}$, S_{ISW} , $t_{HMS} = \frac{\Delta_{tot}}{\Delta t} = \frac{V_{OM}}{1 + A_{cA}}$
\n $\left|\frac{dA_r}{A_r}\right| \approx \left|\frac{1}{|BA|}\right| \left|\frac{dA}{A}\right|$ \Rightarrow Non-Inverting Amplifiers: $v_r = \frac{R_{in}}{R_r + R_r}$, $V_{out} = \frac{1}{R_d}(\sqrt{V_E} - \frac{B}{R_d})$
\n $A_{c(0)} = -\frac{R_f}{R_i}$, $Z_{out(0)} = \frac{Z_{out}}{1 + A_{cd}B}$, $Z_{in(0)} = (1 + A_{cd})Z_{in}$ $\frac{Z_{out}}{1 + A_{cd}B}$
\n $Z_{in(VF)} = (1 + A_{ol})Z_{in}$, $Z_{out(VF)} = \frac{Z_{out}}{1 + A_{ol}}$, $BW = f_{cu}$, $\theta = -\tan^{-1}(\frac{f}{f_c})$,
\n $\theta_{av} = -\tan^{-1}(\frac{f}{f_c}) - \tan^{-1}(\frac{f}{f_c2}) - \tan^{-1}(\frac{f}{f_c3})$ $f_{c(c)} = f_{c(c)}/(1 + BA_{of (mid)})$,
\n V_{VT

Page 12/4

 \rightarrow Log Amplifiers: $I_F \cong I_R e^{qV_F/kT}$ $V_F = \left(\frac{kT}{q}\right) \ln\left(\frac{I_F}{I_R}\right)$ $V_{out} \cong -(0.025 \text{ V}) \ln\left(\frac{V_{in}}{I_R R_1}\right)$ $v_{out} = -(0.025 \text{ V}) \ln \left(\frac{V_{in}}{I_{EBO}R_1} \right)$ \rightarrow Anti-Log Amplifiers: $v_{out} = -R_f I_{EBO}$ antilog $\left(\frac{V_{in}}{25 \text{ mV}} \right)$ \rightarrow Constant-Current Source: $I_L = \frac{V_{IN}}{R_i}$, \rightarrow Current-to-Voltage Converter: $V_{out} = I_i R_f$ \rightarrow Voltage -to- Current Converter: $I_L = \frac{V_{in}}{R_1}$ *Active Filters: \rightarrow LPF: $BW = f_c$ $f_c = \frac{1}{2\pi RC}$ \rightarrow BPF: $BW = f_{c2} - f_{c1}$ $f_0 = \sqrt{f_{c1}f_{c2}}$ $Q = \frac{f_0}{BW}$ $Q = \frac{1}{DF}$ $DF = 2 - \frac{R_1}{R_2}$ \rightarrow Single pole LPF: $f_c = \frac{1}{2\pi\sqrt{R_A R_B C_A C_B}}$ $A_{cl(NI)} = \frac{R_1}{R_2} + 1$ \rightarrow Sallen-key LPF: \rightarrow Cascade BPF: $f_{cl} = \frac{1}{2\pi\sqrt{R_{Al}R_{Bl}C_{Al}C_{Bl}}}$ $f_{c2} = \frac{1}{2\pi\sqrt{R_{A2}R_{B2}C_{A2}C_{B2}}}$ $f_0 = \sqrt{f_{c1}f_{c2}}$ \rightarrow Multiple feedback: $f_0 = \frac{1}{2\pi C}\sqrt{\frac{R_1 + R_3}{R_1R_2R_3}}$ $R_2 = \frac{Q}{\pi f_0 C}$ $R_3 = \frac{Q}{2\pi f_0 C (2Q^2 - A_0)}$ $A_0 = \frac{R_2}{2R_1}$ $R_1 = \frac{Q}{2\pi f_0 C A_0}$ \rightarrow State variable $V_{\text{UTP}} = +V_{max} \left(\frac{R_3}{R_2} \right)$ filter: $Q = \frac{1}{3} \left(\frac{R_5}{R_6} + 1 \right)$ *Signals Generators: \rightarrow Triangular: $V_{\text{LTP}} = -V_{max} \left(\frac{R_3}{R_2} \right)$ $F = \frac{1}{4R_1C} \left(\frac{R_2}{R_3}\right)$ \rightarrow Sawtooth: $T = \frac{V_p - V_F}{|V_{IN}|/R_iC}$ $f = \frac{|V_{IN}|}{R_iC} \left(\frac{1}{V_p - V_F}\right)$ $f_r = \frac{1.44}{(R_1 + 2R_2)C_{ext}}$ Duty cycle = $\left(\frac{R_1 + R_2}{R_1 + 2R_2}\right)100\%$ Using D1: $f_r \approx \frac{1.44}{(R_1 + R_2) C_{\text{ext}}}$
Duty cycle $\approx \left(\frac{R_1}{R_1 + R_2}\right)100\%$ T(high)=0.694(R1+R2)Cext, T(low)=0.694(R2)Cext, T=Th+Tl=0.694(R1+2R2)Cext *Voltage Regulator: Line regulation = $\left(\frac{\Delta V_{\text{OUT}}}{\Delta V_{\text{IN}}}\right)$ 100% Line regulation = $\frac{(\Delta V_{\text{OUT}}/V_{\text{OUT}})100\%}{\Delta V_{\text{IN}}}\$ Load regulation = $\left(\frac{V_{\text{NL}}-V_{\text{FL}}}{V_{\text{FL}}}\right)100\%$ Load regulation = $\left(\frac{R_{\text{OUT}}}{R_{\text{FL}}}\right)$ 100%
Series: $V_{\text{OUT}} \approx \left(1 + \frac{R_2}{R_3}\right) V_{\text{REF}}$ $I_{\text{L(max)}} = \frac{0.7 \text{ V}}{R_4}$ $\rightarrow \text{Shunt:} \quad \Delta I_{\text{S}} = \frac{\Delta V_{\text{IN}}}{R_1} \quad I_{\text{L(max)}} = \frac{V_{\text{IN}}}{R_1} \xrightarrow{\ast} \text{PLL :} \rightarrow \text{Frequency demodulator} \quad f_o = \frac{0.3}{R_1 C_1}$ \rightarrow lock range $f_L = \pm \frac{8f_o}{V}$ \rightarrow capture range $f_c = \pm \frac{1}{2\pi} \sqrt{\frac{2\pi f_L}{R_2 C_2}}$

 \rightarrow (Values for the Butterworth filter response)

Page 13/4